



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/076,625	02/19/2002	Atsushi Sakai	50006-138	9551

7590 04/22/2004

MCDERMOTT WILL & EMERY  
600 13th Street, N.W.  
Washington, DC 20005-3096

EXAMINER
----------

ROSS, JOHN M

ART UNIT	PAPER NUMBER
----------	--------------

2188

44

DATE MAILED: 04/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/076,625

Applicant(s)

SAKAI ET AL.

Examiner

John M Ross

Art Unit

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-24 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 February 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
- 1) ☒ Certified copies of the priority documents have been received.
  - 2) ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
  - 3) ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____.  |

## **DETAILED ACTION**

### ***Status of Claims***

1. Claims 1-24 are pending in the application.

Claims 1-24 are rejected.

### ***Response to Amendment***

2. Applicant's amendments and arguments filed on 12 February 2004 (Paper No. 10) in response to the office action mailed on 14 November 2003 have been fully considered, but they are not persuasive. Therefore, the rejections made in the previous office action are maintained, and restated below, with changes as needed to address the amendments.

### ***Specification***

3. The amendment has overcome the objections to the specification.

### ***Claim Objections***

4. The amendment has overcome the objections to the claims.

### ***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Art Unit: 2188

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-6, 9-10, and 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Fujiwara (Takashi Fujiwara et al, A Custom Processor for the Multiprocessor System ASCA, 1998).

As in claims 1-6, 9-10, and 17-20, Fujiwara describes a cache memory system comprising:

a software cache controller which performs software control for controlling data transfer to the cache memory in accordance with a preliminarily programmed software (Fig.6; section 3.1.3, lines 1-10); and

a hardware cache controller which performs hardware control for controlling data transfer to the cache memory using a predetermined hardware (Section 3.1.3, lines 26-32);

wherein the processor causes the software cache controller to perform the software control but causes the hardware cache controller to perform the hardware control when it becomes impossible to perform the software control (Section 3.1.3, lines 32-36), and

where the processor causes the hardware cache controller to perform hardware control when a cache miss happens at the time of software control (Section 3.1.3, lines 32-36).

As in claims 2, 4, 6, 10, 18 and 20, Fujiwara describes the above system wherein the processor automatically causes the hardware cache controller to perform hardware control when a cache miss happens at the time of software control (Section 3.1.3, lines 32-36).

As in claims 3-6, Fujiwara describes the above system wherein the software cache controller stores desired data in the cache memory in accordance with a code produced by static prediction of a compiler (Section 3.1.3, lines 8-10).

As in claims 5 and 6, Fujiwara describes the above system wherein before the processor executes a data read-out instruction for reading out desired data of the main memory, the software cache controller reads out data at an address of the main memory designated by the data read-out instruction and stores the data in the cache memory (Section 3.1.3, lines 12-13).

As in claims 9 and 10, Fujiwara describes the above system wherein before the processor executes a data write instruction for writing data in the main memory, the software cache controller designates an address of the cache memory, which is used for storing data from the processor (Section 3.1.3, lines 12-13).

As in claims 17-20, Fujiwara describes the above system wherein the software cache controller is formed by a transfer control processor for controlling data transfer to the cache memory (Fig. 6, element labeled "Data Transfer Controller"; section 3.1.3, lines 6-8).

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 7-8 and 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujiwara (Takashi Fujiwara et al, A Custom Processor for the Multiprocessor System ASCA, 1998) in view of Handy (Jim Handy, The Cache Memory Book, 1998).

Fujiwara is relied upon for the teachings relative to claims 5, 6, 9 and 10 as above.

Fujiwara does not teach that at the same time when the processor executes a data read-out instruction, the software cache controller transfers from the cache memory to the processor the data at the address of the main memory designated by the data read-out instruction, as required by claims 7 and 8.

Fujiwara also does not teach that when the processor executes a data write instruction, the data from the processor written at the designated address of the cache memory is written by the software cache controller at an address of the main memory designated by the data write instruction, as require by claims 11 and 12.

It is noted that claims 7 and 8 describe a cache read hit, and claims 11 and 12 describe a cache write hit with a write-through policy. Handy teaches that during a cache read hit a cache controller transfers data from the cache memory to the processor (Fig. 2.4a; page 44, paragraph 1). Handy also teaches that during a cache write hit, the cache controller writes data in the cache memory and the main memory (Fig. 2.4c; page 45, paragraph 3). Handy also teaches that using a cache memory greatly increases effective memory speed (Page 204, paragraph 10).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to transfer data from the cache memory to the processor during a cache read hit and to write data in the cache memory and the main memory during a cache write hit as taught by Handy, in the system of Fujiwara, in order to increase effective memory speed through the use of a cache memory as taught by Handy.

9. Claims 13-16 and 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujiwara (Takashi Fujiwara et al, A Custom Processor for the Multiprocessor System ASCA, 1998) in view of Hallnor (Erik G. Hallnor et al, A Fully Associative Software-Managed Cache Design, 2000).

Fujiwara is relied upon for the teachings relative to claims 1-4 as above.

The rationale derived from Fujiwara in the rejection of claims 17-20 above is incorporated herein for the teaching that the software cache controller is formed by a transfer control processor for controlling data transfer to the cache memory.

Fujiwara does not teach that the hardware cache controller performs line management of the cache memory by using a multi-way set-associative method and that the software cache controller performs line management of the cache memory by using a fully-associative method for at least one way in the multiple ways, as required by claims 13-16.

It would have been well known to one of ordinary skill in the art at the time of invention by applicant that a cache line management policy may be multi-way set-associative or fully-associative. Hallnor teaches that hardware controlled management is better suited for a low-associativity cache (i.e. multi-way set-associative) due to the reduced complexity compared to a fully-associative cache, and software controlled management is better for fully-associative caches due to the ability to apply sophisticated replacement algorithms (Section 2, paragraphs 1, 3 and 4).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to perform hardware controlled line management of the cache memory by using a multi-way set-associative method, and to perform software controlled line management of the cache memory by using a fully-associative method as taught by Hallnor, in the system of Fujiwara, according to the teaching of Hallnor that the reduced complexity of a multi-way set-



associative cache is better suited to hardware control, and to take advantage of the ability to apply sophisticated replacement algorithms to a software-managed fully-associative cache.

***Response to Arguments***

10. Applicant's arguments filed 12 February 2004 with respect to the rejection of claim 1 under 35 U.S.C. 102(b) have been fully considered but they are not persuasive.

Applicant asserts that the Fujiwara reference does not explicitly teach changing from a software cache control mode to a hardware cache control upon a cache miss (Amdt. A, pages 10-11). Applicant acknowledges that Fujiwara teaches that the changeover occurs when the data movements "run off the predicted behavior", but contends that one skilled in the art would understand that a cache miss does not necessarily correspond to this condition (Amdt. A, page 11).

Examiner respectfully submits that the Fujiwara reference does indeed explicitly teach changing from a software cache control mode to a hardware cache control mode upon a cache miss by stating that the changeover occurs when "the data movements run off the predicted behavior".

Fujiwara teaches a system with a large software cache, where the loading and replacing of cache lines are controlled by software such that the cache always hits except in special cases (Section 3.1.3, lines 1-5). Fujiwara further teaches that the software cache is managed by an

Art Unit: 2188

intelligent controller executing instructions generated at compile-time, thereby transferring cache data before it is requested by the processor core (Section 3.1.3, lines 6-13).

The foregoing teachings of Fujiwara describe a software cache control mechanism that is consistent with well-known teachings in the art. The principle of such a software cache relies upon the generation of cache control instructions during the compilation of software programs. In essence, the compiler attempts to statically predict the data that will be required by the program, and generates instructions for filling the cache that can be executed before the data is needed. It follows that on the occasion that the aforementioned prediction fails, a cache miss will occur.

Fujiwara further teaches that because the data transfers for all tasks cannot be perfectly scheduled at compile time, a hardware cache is provided (Section 3.1.3, lines 26-30). Because the software cache control relies on static prediction at compile time, it is unable to respond to those special cases where a cache miss occurs. As is well known in the art, a hardware-controlled cache does not suffer from this deficiency and is designed to respond dynamically to a miss by loading and replacing the required cache lines. Fujiwara teaches that a changeover from software control to hardware control is initiated when the data movements run off the predicted behavior (Section 3.1.3, lines 32-36).

Therefore, it is clear in Fujiwara that the hardware cache control is utilized in place of the software cache control only when a miss occurs under software cache control. It is further evident that such a miss occurs when the cache control instructions predicted at compile time do not satisfy the data requirements of the processor. In other words, the plain meaning of the phrase "the data movements run off the predicted behavior" can only be interpreted as a cache

miss. Furthermore, inherency has not been relied upon in this interpretation as the teachings are explicitly stated.

Even assuming *arguendo* that the phrase “the data movements run off the predicted behavior” can be interpreted to comprise other meanings than a cache miss, by the foregoing argument it must at least mean a cache miss, and therefore satisfies the requirements of anticipation under 35 U.S.C. 102(b).

11. Applicant's arguments filed 12 February 2004 with respect to the rejection of claim 2 under 35 U.S.C. 102(b) have been fully considered but they are not persuasive.

Contrary to Applicant's assertion, Fujiwara does indeed teach that the changeover of cache control from software to hardware is automatic. Fujiwara teaches that the software cache controller detects a miss and informs the MAPLE core, which in turn changes the mode from software to hardware control (Section 3.1.3, lines 32-36).

Applicant cites lines 36-41 of Section 3.1.3 (“the mode alteration triggers...”) as evidence that the changeover is not automatic (Amdt. A, page 12), however this portion of the reference merely describes the operational steps that follow the mode change. These operational steps are essential for maintaining cache coherency because the hardware control does not have a record of the cache contents, and a compulsory miss (i.e. cold miss hit) naturally follows. Allowing the mode to be changed by software is not a remedy for this situation; it is merely an

Art Unit: 2188

additional feature of the cache control system. Even in the presence of this feature, the write back operation would still be required regardless of how the mode change was initiated.

### ***Conclusion***

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John M Ross whose telephone number is (703) 305-0706. The examiner can normally be reached on M-F 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

*R*

JMR

**Kevin L. Ellis**  
**Primary Examiner**

*Kevin L. Ellis*